

- 1) Serial No. 09/751,372 [Docket No. 00-BN-051], filed concurrently herewith, entitled "SYSTEM AND METHOD FOR EXECUTING VARIABLE LATENCY LOAD OPERATIONS IN A DATA PROCESSOR";
- 2) Serial No. 09/751,331 [Docket No. 00-BN-052], filed concurrently herewith, entitled "PROCESSOR PIPELINE STALL APPARATUS AND METHOD OF OPERATION";
- 3) Serial No. 09/751,371 [Docket No. 00-BN-053], filed concurrently herewith, entitled "CIRCUIT AND METHOD FOR HARDWARE-ASSISTED SOFTWARE FLUSHING OF DATA AND INSTRUCTION CACHES";
- 4) Serial No. 09/751,327 [Docket No. 00-BN-054], filed concurrently herewith, entitled "CIRCUIT AND METHOD FOR SUPPORTING MISALIGNED ACCESSES IN THE PRESENCE OF SPECULATIVE LOAD INSTRUCTIONS";
- 5) Serial No. 09/751,377 [Docket No. 00-BN-055], filed concurrently herewith, entitled "BYPASS CIRCUITRY FOR USE IN A PIPELINED PROCESSOR;"
- 6) Serial No. 09/751,408 [Docket No. 00-BN-057], filed concurrently herewith, entitled "SYSTEM AND METHOD FOR ENCODING CONSTANT OPERANDS IN A WIDE ISSUE PROCESSOR";
- 7) Serial No. 09/751,330 [Docket No. 00-BN-058], filed concurrently herewith, entitled "SYSTEM AND

METHOD FOR SUPPORTING PRECISE EXCEPTIONS IN A DATA
PROCESSOR HAVING A CLUSTERED ARCHITECTURE";

- 8) Serial No. 09/751,674 [Docket No. ~~00-BN-059~~],
filed concurrently herewith, entitled "CIRCUIT AND
METHOD FOR INSTRUCTION COMPRESSION AND DISPERSAL IN
WIDE-ISSUE PROCESSORS";
- 9) Serial No. 09/751,678 [Docket No. ~~00-BN-066~~],
filed concurrently herewith, entitled "SYSTEM AND
METHOD FOR REDUCING POWER CONSUMPTION IN A DATA
PROCESSOR HAVING A CLUSTERED ARCHITECTURE;" and
- 10) Serial No. 09/751,679 [Docket No. ~~00-BN-067~~],
filed concurrently herewith, entitled "INSTRUCTION
FETCH APPARATUS FOR WIDE ISSUE PROCESSORS AND METHOD
OF OPERATION."

- 1) Serial No. 09/751,372 [Docket No. 00-BN-051], filed concurrently herewith, entitled "SYSTEM AND METHOD FOR EXECUTING VARIABLE LATENCY LOAD OPERATIONS IN A DATA PROCESSOR";
- 2) Serial No. 09/751,331 [Docket No. 00-BN-052], filed concurrently herewith, entitled "PROCESSOR PIPELINE STALL APPARATUS AND METHOD OF OPERATION";
- 3) Serial No. 09/751,371 [Docket No. 00-BN-053], filed concurrently herewith, entitled "CIRCUIT AND METHOD FOR HARDWARE-ASSISTED SOFTWARE FLUSHING OF DATA AND INSTRUCTION CACHES";
- 4) Serial No. 09/751,327 [Docket No. 00-BN-054], filed concurrently herewith, entitled "CIRCUIT AND METHOD FOR SUPPORTING MISALIGNED ACCESSES IN THE PRESENCE OF SPECULATIVE LOAD INSTRUCTIONS";
- 5) Serial No. 09/751,377 [Docket No. 00-BN-055], filed concurrently herewith, entitled "BYPASS CIRCUITRY FOR USE IN A PIPELINED PROCESSOR;"
- 6) Serial No. 09/751,408 [Docket No. 00-BN-057], filed concurrently herewith, entitled "SYSTEM AND METHOD FOR ENCODING CONSTANT OPERANDS IN A WIDE ISSUE PROCESSOR";
- 7) Serial No. 09/751,330 [Docket No. 00-BN-058], filed concurrently herewith, entitled "SYSTEM AND

METHOD FOR SUPPORTING PRECISE EXCEPTIONS IN A DATA
PROCESSOR HAVING A CLUSTERED ARCHITECTURE";

- 8) Serial No. 09/751,674 {Docket No. 00-BN-059},
filed concurrently herewith, entitled "CIRCUIT AND
METHOD FOR INSTRUCTION COMPRESSION AND DISPERSAL IN
WIDE-ISSUE PROCESSORS";
- 9) Serial No. 09/751,678 {Docket No. 00-BN-066},
filed concurrently herewith, entitled "SYSTEM AND
METHOD FOR REDUCING POWER CONSUMPTION IN A DATA
PROCESSOR HAVING A CLUSTERED ARCHITECTURE;" and
- 10) Serial No. 09/751,679 {Docket No. 00-BN-067},
filed concurrently herewith, entitled "INSTRUCTION
FETCH APPARATUS FOR WIDE ISSUE PROCESSORS AND METHOD
OF OPERATION."